[AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
Statistics for this project are still being loaded, please check back later.
Chisel: A Modern Hardware Design Language
A toy project to play with the Scala.js IR
A forth interpreter and compiler implemented in scala using typelevel/cats
Experiments with fixed function renderers and Chisel HDL
Rocket Chip Generator
Learning how to make RISC-V 32bit CPU with Chisel