Discrete FPGA implementation
OTHER License
An implementation of an FPGA slice entirely in 7400 series discrete logic, and a compiler for a custom HDL dialect for same.
python dhdl.py infile outfile
Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
A fully open-source PIC16 core written in Amaranth, with support for being synthesised into an AS...
A modern hardware definition language and toolchain based on Python
Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
VHDL to Discrete Logic on PCB Flow
MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
hBPF = eBPF in hardware
List of awesome open source hardware tools, generators, and reusable designs
Minimal microprocessor
Some hardware design experiments using large language models
A microcontroller that natively executes a simple LISP dialect
The MyHDL development repository
A toolchain for constrained CPUs
A mixed-signal test project on Tiny Tapeout